## Notice of References Cited Application/Control No. 10/561,135 Page 1 of 1 Applicant(s)/Patent Under Reexamination VORBACH ET AL. Examiner IDRISS N. ALROBAYE Art Unit Page 1 of 1

## U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-6,868,476	03-2005	Rosenbluth et al.	711/108
	В	US-			
	O	US-			
	ם	US-			
	Е	US-			
	F	US-			
	O	US-			
	Ι	US-			
	Ι	US-			
	J	US-			
	K	US-			
	L	US-			
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	-			2-12-3-6	100	

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	U	John Reid Hauser "Augmenting a Microprocessor with Reconfigurable Hardware", University of California, Berkeley, Fall 2000.					
	٧	Muthu Venkatachalam; Prashant Chandra; Raj Yavatkar "A highly flexible, distributed multiprocessor architecture for network processing", April 5, 2003					
	w	John R. Hauser, "The Garp Architecture", University of California at Berkeley, October 1997					
	X						

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.